WO 2004/001801 PCT/US2003/019279

28

What is claimed is:

- 1 1. A semiconductor device, comprising:
- a multi-region body including a first region dominated by a first polarization
- 3 that extends to a first junction, a second region dominated by an opposite polarization
- 4 that extends to a second junction, and an intermediate region having a length extending
- 5 from the first junction to the second junction; and
- a gate capacitively-coupled to the body and adapted for using a control signal,
- 7 when the body is reversed biased, to modulate the length of the intermediate region by
- 8 changing a concentration of carriers in the intermediate region.
- 1 2. The semiconductor device of claim 1, wherein the gate is further adapted to
- 2 cause the device to transition between a current-conducting state in which the device is
- 3 in an avalanche breakdown condition and a current-blocking state.
- 1 3. The semiconductor device of claim 1, further including means for modulating
- 2 an electric field within the body to cause the device to transition between a current-
- 3 conducting state in which the device is in avalanche breakdown condition and a
- 4 current-blocking state.
- 1 4. The semiconductor device of claim 1, wherein a relatively high bias voltage at
- 2 the gate maintains the device in a current-conducting state in which the device is in an
- 3 avalanche breakdown condition, and wherein a relatively low bias voltage at the gate
- 4 maintains the device in a current-blocking state.
- 1 5. The semiconductor device of claim 4, wherein the relatively high bias voltage
- 2 shortens the effective length of the intermediate region.
- 1 6. The semiconductor device of claim 1, wherein a relatively low bias voltage at
- 2 the gate maintains the device in a current-conducting state in which the device is in an
- 3 avalanche breakdown condition, and a relatively-high bias voltage at the gate maintains
- 4 the device in a current-blocking state.

- 1 7. The semiconductor device of claim 6, wherein the relatively low bias voltage
- 2 shortens the effective length of the intermediate region.
- 1 8. The semiconductor device of claim 1, wherein the gate is located at least
- 2 preponderantly over the second region.
- 1 9. The semiconductor device of claim 1, wherein the gate is located at least
- 2 preponderantly over the intermediate region.
- 1 10. The semiconductor device of claim 1, wherein the gate is located to provide a
- 2 surface channel nearer the second junction than the first junction.
- 1 11. The semiconductor device of claim 1, wherein when the body is reversed-
- 2 biased, the first region is maintained at a relatively lower voltage level than the second
- 3 region, the difference in potential of the first and second regions being sufficient to
- 4 cause a breakdown condition in the intermediate region in response to the control signal
- 5 modulating the length of the intermediate region and thereby reducing the distance
- 6 across the intermediate region over which the potential drops.
- 1 12. The semiconductor device of claim 1, wherein the intermediate region has a
- 2 polarity that is neutral relative to the polarity of the first and second regions.
- 1 13. The semiconductor device of claim 12, wherein the intermediate region is
- 2 lightly doped to achieve the polarization of one of the first and second regions, the
- 3 intermediate region having a substantially lower dopant concentration level, relative to
- 4 said one of the first and second regions.
- 1 14. The semiconductor device of claim 12, wherein the intermediate region is
- 2 substantially intrinsic.
- 1 15. The semiconductor device of claim 1, wherein the gate is further adapted to
- 2 cause the device to transition between a current-conducting state in which the device is

- 3 in an avalanche breakdown condition and a current-blocking state in which
- 4 substantially no leakage current passes between the first and second regions.
- 1 16. The semiconductor device of claim 1, further comprising a controller coupled to
- 2 the gate and adapted for applying the control signal to change the concentration of
- 3 carriers in the intermediate region.
- 1 17. The semiconductor device of claim 1, wherein the gate is further adapted to
- 2 increase an electric field in the intermediate region and for causing an avalanche
- 3 breakdown condition.
- 1 18. A semiconductor device comprising:
- a multi-region body including a P-type region, an N-type region and an
- 3 intermediate region having a first junction with the P-type region and a second junction
- 4 with the N-type region, the body adapted to be reverse biased across the P-type and N-
- 5 type regions;
- a gate coupled via an intervening gate dielectric material to the intermediate
- 7 region, and offset to present an electric field substantially at only one of the two
- 8 junctions; and
- 9 the gate, the P-type region and the N-type region being adapted and controllable
- 10 to switch the device between at least two stable conductance states in response to a
- voltage-bias control signal applied to the gate.
- 1 19. The semiconductor device of claim 18, wherein the device is switched between
- 2 a high-resistance conductance state and a low-resistance conductance state as a function
- 3 of an avalanche breakdown condition at a field-induced junction in the intermediate
- 4 region.
- 1 20. The semiconductor device of claim 18, wherein the intermediate region has a
- 2 length that separates the first and second junctions sufficiently to permit the avalanche
- 3 breakdown condition before another breakdown condition when the body is reverse
- 4 biased.

- 1 21. A memory circuit comprising:
- 2 a data storage node;
- a multi-region body including a first region dominated by a first polarization
- 4 that extends to a first junction, a second region dominated by an opposite polarization
- 5 that extends to a second junction, and an intermediate region having a length extending
- 6 from the first junction to the second junction; and
- 7 a gate coupled to the body via an intervening dielectric material and offset for
- 8 using a control signal, when the body is reversed biased, to present an electric field
- 9 substantially at only one of the first and second junctions, the body responding to the
- 10 electric field by switching from a stable conductance state to a current-conducting state
- in which the body is in an avalanche breakdown condition and current passes between
- the data storage node and the body.
- 1 22. The memory circuit of claim 21, wherein the body and the gate are adapted to
- 2 access data stored at the data storage node as a function of the avalanche breakdown
- 3 condition.
- 1 23. The memory circuit of claim 21, wherein the body and the gate are adapted to
- 2 read data from the data storage node as a function of the avalanche breakdown
- 3 condition.
- 1 24. The memory circuit of claim 21, wherein the body and the gate are adapted to
- 2 write data to the data storage node as a function of the avalanche breakdown condition.
- 1 25. The memory circuit of claim 21, wherein a charge at the data storage node is
- 2 maintained by controlling the body in a reverse biased condition.
- 1 26. The memory circuit of claim 21, wherein the body and the storage node are
- 2 adapted to drain a charge at the storage node in response to the body being placed in a
- 3 forward biased condition.
- 1 27. A memory circuit comprising:
- 2 a data storage node;

WO 2004/001801 PCT/US2003/019279

a multi-region body including a first region dominated by a first polarization that extends to a first junction, a second region dominated by an opposite polarization that extends to a second junction, and an intermediate region having a length extending from the first junction to the second junction; and

a gate coupled to the body via an intervening dielectric material and offset for using a control signal, when the body is reversed biased, to present an electric field substantially at only one of the first and second junctions, the body responding to the electric field by switching from a stable conductance state to a current-conducting state in which the body is in an avalanche breakdown condition and current passes through the body as a function of a charge at the data storage node.

- 1 28. The memory circuit of claim 27, wherein the data storage node is coupled to the
- 2 gate, the gate responding to a charge at the data storage node by presenting the electric
- 3 field.

7

8 9

10

11 12

- 1 29. The memory circuit of claim 27, further comprising a sense device coupled to
- 2 the body and adapted to detect data stored at the data storage node in response to
- 3 current passing through the body.
- 1 30. A memory circuit comprising:
- 2 a data storage node;
- first and second multi-region bodies, each body including a first region
- 4 dominated by a first polarization that extends to a first junction, a second region
- 5 dominated by an opposite polarization that extends to a second junction, and an
- 6 intermediate region having a length extending from the first junction to the second
- 7 junction;
- 8 a first gate coupled to the first body via an intervening dielectric material and
- 9 offset for using a control signal, when the first body is reversed biased, to present an
- electric field substantially at only one of the first and second junctions of the first body,
- 11 the first body responding to the electric field by switching from a stable conductance
- state to a current-conducting state in which the first body is in an avalanche breakdown
- condition and current passes between the data storage node and the first body; and

a second gate coupled to the data storage node and to the second body via an intervening dielectric material and adapted for using a charge at the data storage node, when the second body is reversed biased, to modulate an electric field in the intermediate region of the second body, the second body responding to the electric field by switching from a stable conductance state to a current-conducting state in which the second body is in an avalanche breakdown condition and current passes through the

PCT/US2003/019279

20 second body.

- 1 31. The memory circuit of claim 30, further comprising a sense device coupled to
- 2 the second body and adapted to detect data as a function of sensed current passing
- 3 through the second body, and wherein the second gate is further adapted to influence an
- 4 electric field substantially at only one of the first and second junctions.
- 1 32. A semiconductor device, comprising:
- a multi-region body including a first region dominated by a first polarization
- 3 that extends to a first junction, a second region dominated by an opposite polarization
- 4 that extends to a second junction, and an intermediate region having a length extending
- 5 from the first junction to the second junction; and
- first and second gates coupled to the body via intervening dielectric material
- 7 and adapted for using control signals, when the body is reversed biased, to present an
- 8 electric field at one of the first and second junctions, the body responding to the electric
- 9 field by switching from a stable conductance state to a current-conducting state in
- which the body is in an avalanche breakdown condition.
- 1 33. The semiconductor device of claim 32, wherein the first gate is adapted to
- 2 capacitively couple a first voltage-bias control signal to the body to accumulate carriers
- 3 immediately adjacent to said one of the first and second junctions, the body being held
- 4 in a steady state without the avalanche breakdown condition occurring absent a
- 5 similarly-biased control signal capacitively coupled to the body from the second gate.
- 1 34. The semiconductor device of claim 32, wherein the first gate is adapted to
- 2 capacitively couple a first voltage-bias control signal to the body to accumulate carriers
- 3 immediately adjacent to said one of the first and second junctions, the body switching

- to the current-conducting state in response to a second voltage-bias control signal being 4
- capacitively coupled to the body, the first and second voltage-bias control signals being 5
- 6 of similar bias.
- The semiconductor device of claim 32, wherein the second gate is responsive to 1 35.
- 2 temperature and adapted to apply a control signal to the body that counters
- temperature-related effects that alter the creation of the avalanche breakdown condition 3
- in response to a control signal being applied by the first gate. 4
- The semiconductor device of claim 35, wherein the second gate is adapted to 1 36.
- apply the control signal to maintain a threshold voltage level in the intermediate region, 2
- the threshold voltage being a minimum amount of additional voltage applied to the 3
- intermediate region for causing the avalanche breakdown condition. 4
 - 37. An inverter circuit comprising:
- first and second multi-region bodies, each body having a highly-doped P-type 2
- region that extends to a first junction, a highly-doped N-type region that extends to a 3
- second junction, and an intermediate region having a neutral polarity relative to the P-4
- type and N-type regions and having a length extending from the first junction to the 5
- second junction, the N-type region of the first body and the P-type region of the second 6
- body being coupled to a common output node; 7
- first and second gates respectively capacitively coupled to the first and second 8
- bodies and each adapted, when the bodies are reversed biased, to modulate the length of 9
- the intermediate regions of the respective bodies by changing a concentration of 10
- carriers in the respective intermediate regions; and 11
- an input node coupled to the first and second gates, wherein a change in input 12
- signal applied to the input nodes causes an inverted response in an output signal at the 13
- 14 output node.

1

1

- A semiconductor device comprising: 38.
- a relatively thin intermediate region defined by sides including an upper portion 2
- 3 and a sidewall portion;

1 2

5

WO 2004/001801 PCT/US2003/019279

a first region dominated by a first polarization that extends to a first junction with the intermediate region;

a second region dominated by a second polarization that extends to a second junction with the intermediate region; and

a gate extending around and capacitively coupled to at least two sides of the intermediate region for coupling a voltage to the intermediate region, when the first and second regions are reversed biased, to present an electric field substantially at only one of the first and second junctions, the device responding to the electric field by switching from a stable conductance state to a current-conducting state in which the body is in an avalanche breakdown condition and current passes through the intermediate region.

39. A semiconductor device, comprising:

a multi-region body including a first region dominated by a first polarization that extends to a first junction, a second region dominated by an opposite polarization that extends to a second junction, and an intermediate region having a length extending from the first junction to the second junction; and

means for presenting, when the body is reversed biased, an electric field at the first junction, the body responding to the electric field by switching from a stable conductance state to a current-conducting state in which the body is in an avalanche breakdown condition and current passes in the body.

40. A method for operating a semiconductor device having a multi-region body including a first region dominated by a first polarization that extends to a first junction, a second region dominated by an opposite polarization that extends to a second junction and an intermediate region having a length extending from the first junction to the second junction, the method comprising:

capacitively coupling an electric field to the body at the first junction, when the body is reversed biased, and causing the body to switch from a stable conductance state to a current-conducting state in which the body is in an avalanche breakdown condition and current passes in the body.

WO 2004/001801 PCT/US2003/019279

36

- 1 41. The method of claim 40, further including modulating an electric field within
- 2 the body to cause the body to transition between a current-conducting state in which the
- 3 body is in avalanche breakdown condition and a current-blocking state in which
- 4 substantially no current flows between the first and second regions.
- 1 42. A method for manufacturing a semiconductor device including a multi-region
- 2 body, the method comprising:
- doping a first region of the body to a first polarization that extends to a first
- 4 junction;

11

1

doping a second region of the body to an opposite polarization that extends to a

6 second junction, the first and second junctions defining a length of an intermediate

7 region extending between the first and second regions; and

8 forming a gate capacitively-coupled to the body and arranged with the body for

9 using a control signal to present, when the body is reversed biased, an electric field at

10 the first junction that causes the body to switch from a stable conductance state to a

current-conducting state in which the body is in an avalanche breakdown condition and

12 current passes in the body.

43. A semiconductor device, comprising:

- 2 a multi-region body having an upper surface and including a first region
- 3 dominated by a first polarization that extends to a first junction, a second region
- 4 dominated by an opposite polarization that extends to a second junction, and an
- 5 intermediate region having an upper portion over a lower portion and a length
- 6 extending from the first junction to the second junction;
- a gate capacitively-coupled to the body and adapted for using a control signal,
- 8 when the body is reversed biased, to modulate the length of the intermediate region by
- 9 changing a concentration of carriers in the intermediate region and thereby causing the
- device to transition between a current-conducting state in which the device is in an
- 11 avalanche breakdown condition and a current-blocking state; and
- the avalanche breakdown condition occurring in the lower portion of the
- intermediate region, the upper portion of the intermediate region arranged to inhibit hot
- carriers from the lower portion reaching the upper surface in a current-conducting state.